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This paper presents a complete noise analysis of a ΣΔ-based fractional-N phase-locked loop (PLL) based frequency synthesizer.
Rigorous analytical and empirical formulas have been given to model various phase noise sources and spurious components and
to predict their impact on the overall synthesizer noise performance. These formulas have been applied to an integrated multiband
WLAN frequency synthesizer RFIC to demonstrate noise minimization through judicious choice of loop parameters. Finally,
predicted and measured phase jitter showed good agreement. For an LO frequency of 4.3 GHz, predicted and measured phase
noise was 0.50◦ rms and 0.535◦ rms, respectively.
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1. INTRODUCTION
High-speed frequency synthesis is one of the most challeng-
ing areas in radio frequency integrated circuit (RFIC) design.
It requires diverse knowledge of both high-speed analog and
digital circuits as well as deep knowledge of system level is-
sues. The performance requirements on circuits used for fre-
quency synthesis are often extremely demanding making the
design of these blocks even more challenging. However, a
high-performance frequency synthesizer is a key component
in many wired (fiber or cable) and wireless communication
systems.
For modern multistandard applications, it is often diﬃ-
cult to covermultiple frequency bands using classical integer-
N frequency synthesizers whose step size is limited by the ref-
erence frequency. In order to achieve fine step size to cover
the multiband channel frequencies, one has to lower the ref-
erence frequency in an integer-N synthesizer design, which
results in high division ratio of the PLL and thus high in-
band phase noise. In contrast, a fractional-N synthesizer al-
lows the PLL to operate with a high reference frequency while
achieving fine step size by constantly swapping the loop di-
vision ratio between integer numbers, thus the average divi-
sion ratio is a fractional number [1–4]. However, fine step
size and low in-band phase noise is achieved with the penalty
of fractional spurious tones, which come from the period-
ical division ratio variation. To remove the fractional spu-
rious components for a synthesizer with fine step size, the
best solution is to employ a ΣΔ noise shaper to control a
programmable divider. A ΣΔ noise shaper will help to move
large spurs to higher frequencies where they can be easily fil-
tered. While spurs are often one of the most important de-
sign considerations for a frequency synthesizer, they will not
be treated in detail in this paper. Since these techniques are
becoming more and more common in modern synthesizer
design, noise in this style of synthesizer will be the focus of
this paper.
Here, a theoretical analysis of phase noise in modern fre-
quency synthesizers will be presented. Phase noise is often
the most challenging and crucial performance specification
that must be met by a synthesizer. It is also the specification
that often proves the most diﬃcult to model and simulate.
In this paper, a review of basic phase noise concepts will be
presented, followed by a model that will allow the designer to
take noise data from individual circuit simulations and pre-
dict the overall phase noise performance of an entire PLL fre-
quency synthesizer.
The proposed analytical model will then be used to pre-
dict and optimize the phase noise performance of a ΣΔ
fractional-N frequency synthesizer designed for multiband
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Figure 1: An example of phase noise and spurs at the synthesizer output observed using a spectrum analyzer.
WLAN applications. The comparison between the simulated
and the measured phase noise demonstrates that the analyti-
cal model can accurately predict the performance of the com-
plete synthesizer, and provide the designer with a quick and
reliable means to predict the phase noise performance of a
synthesizer RFIC prior to its fabrication.
2. BASIC PHASE NOISE CONCEPTS
Noise in synthesizers is contributed from all the building
block circuits and components that make up the PLL. Syn-
thesizer noise performance is usually expressed as phase
noise, which is a measure of how much the output diﬀers
from an ideal impulse function in the frequency domain. We
are primarily concerned with noise that causes fluctuations
in the phase of the output rather than noise that causes fluc-
tuations in the amplitude, since the output typically has a
fixed and limited amplitude. The output of a synthesizer can
be described as





where ωLOt is the desired phase of the output and ϕn(t) is
the time-variant random phase fluctuation of the output sig-
nal due to any noise sources in the PLL. Phase noise is often
quoted in units of dBc/Hz or rad2/Hz.
The phase fluctuation term ϕn(t) in (1) may be random
phase noise or discrete spurious tones, also called spurs, as
shown in Figure 1. The discrete spurs at a synthesizer output
are most likely due to the fractional-N mechanism, while the
phase noise in an oscillator is mainly due to thermal, flicker,
or 1/ f noise and the finite Q of the oscillator tank. Assume
the phase fluctuation is of a sinusoidal form as





where ϕp is the peak phase fluctuation and ωm is the oﬀset
frequency from the carrier. Substituting (2) into (1) gives
vout(t) = V0 cos
[




























































It is now evident that the phase-modulated signal in-
cludes the carrier signal tone and two symmetric sidebands
at any oﬀset frequency, as shown in Figure 1. A spectrum an-
alyzer measures the phase noise power in dBm/Hz, but often









where Noise is the noise power in a 1Hz bandwidth and
Pcarrier is the power of the carrier or local oscillator (LO)
tone at the frequency at which the synthesizer is operating.
In this form, phase noise has the units of [rad2/Hz]. Of-
ten this is quoted as so many dB down from the carrier in
units of [dBc/Hz]. To further complicate this, both single-
sideband and double-sideband phase noise can be defined.
Single-sideband (SSB) phase noise is defined as the ratio of
power in one phase modulation sideband per Hertz band-
width, at an oﬀset Δω away from the carrier, to the total sig-
nal power. The SSB phase noise power spectral density (PSD)
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to carrier ratio, in units of [dBc/Hz], is defined as












Combining (4) into (6) this equation can be rewritten as



















where ϕ2rms is the rms phase noise power density in units of
[rad2/Hz]. Note that single-sideband phase noise is by far the
most common type reported and often it is not specified as
SSB, but rather simply reported as phase noise. However, al-
ternatively double-sideband phase noise can be expressed by



















From either the single-sideband or double-sideband



















It is also quite common to quote integrated phase noise
over a certain bandwidth. The rms-integrated phase noise of








The limits of integration are usually the oﬀsets cor-
responding to the lower and upper frequencies of the
bandwidth of the information being transmitted.
In addition, it should be noted that dividing or multiply-
ing a signal in the time domain also divides or multiplies the
phase noise. Similarly, if a signal is translated in frequency by
a factor of N , then the phase noise power is increased by a
























Note this assumes that the circuit that did the frequency
translation is noiseless. Otherwise, additional phase noise
will be added. Also, note that the phase noise is scaled by N2
rather than N because we are dealing with noise in units of
power rather than units of voltage.
3. BUILDING BLOCK PHASE NOISE MODELS
FOR PLL SYNTHESIZER
Next, we will present the phase noise models for all PLL
synthesizer building blocks such as the crystal oscillator, di-
vider, phase-frequency detector (PFD), charge pump (CP),
loop lowpass filter (LPF), and voltage-controlled oscillator
(VCO). While the circuit-or block-level simulation of a typi-
cal synthesizer design will not be discussed in detail in this
paper, some basic theory will be presented to show how
the noise in each block can aﬀect the loop performance. In
Section 4, the eﬀect of these noise sources on a complete syn-
thesizer will be examined.
3.1. VCO noise













where PS is the signal power of the carrier, T is the tempera-
ture, Q is the quality factor of the oscillator’s resonator, k is
Boltzmann’s constant, ωo is the frequency of oscillation, ωc
is the flicker noise corner frequency, and G is a constant of
proportionality which takes into account excess noise from
the VCO transistors, and nonlinearity. Note that many ad-
ditional refinements have been made to this formula, how-
ever as given here it is suﬃcient to capture the shape of
most integrated VCO’s phase noise. Thus, at most frequen-
cies of interest, the phase noise produced by the VCO will
decrease at 20 dB/decade for an increasing oﬀset frequency
away from the carrier. This will not continue indefinitely, as
thermal noise will put a lower limit on this phase noise which
for most integrated VCOs is somewhere between −120 and
−150 dBc/Hz. VCO phase noise is usually dominant outside
the loop bandwidth and of less importance at low oﬀset fre-
quencies.
3.2. Crystal reference noise
Crystal resonators are widely used in frequency control ap-
plications because of their unequaled combination of highQ,
stability, and small size. The resonators are classified accord-
ing to “cut,” which is the orientation of the crystal wafer (usu-
ally made from quartz) with respect to the crystallographic
axes of the material. The total noise power spectral density of
a crystal oscillator can also be found from Leeson’s formula
and making use of a typical empirical multiplier [7]:













where ω0 is the oscillator output frequency, ωc is the corner
frequency between 1/ f and thermal noise regions, which is
normally in the range 1–10 kHz, QL is the loaded quality fac-
tor of the resonator. Since QL for crystal resonator is very
large (normally in the order of 104 to 106), the reference noise
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contributes only to the very close-in noise and it quickly
reaches thermal noise floor at oﬀset frequency around ωc.
3.3. Frequency divider noise
Frequency dividers consist of switching logic circuits, which
are sensitive to the clock timing jitter. The jitter in the time
domain can be converted to phase noise in the frequency
domain. Time jitter or phase noise occurs when rising and
falling edges of digital dividers are superimposed with spuri-
ous signals such as Johnson and flicker noise in semiconduc-
tor materials. Ambient eﬀects result in variation of the trig-
gering level due to temperature and humidity. Frequency di-
viders generate spurious noise especially for high-frequency
operation. Dividers do not generate signals, but rather simply
change their frequency. Kroupa provided an empirical for-
mula, which estimates the amount of phase noise that fre-










whereωdo is the divider output frequency andΔω is the oﬀset
frequency. Notice that the first term in (14) represents the
flicker noise and the second term gives the white thermal
noise floor. The third term is caused by timing jitter due to
coupling, ambient, and supply variations.
3.4. Phase detector noise
Phase detectors experience both flicker and thermal noise.
At large oﬀsets, phase detectors generate a white phase noise
floor typically about −160 dBc/Hz, which is thermal noise-
dominant. The noise power spectral density of phase detec-





3.5. Charge pump noise
The noise of the charge pump can be characterized as an out-
put noise current and is usually given in pA/
√
Hz. Note that
at this point in the loop, current represents the phase. The
charge pump output current noise can be a strong function
of the reference frequency and width of the current pulses.
Therefore, for low-noise operation it is desirable to keep the
charge pump sink and source currents matched as well as
possible. This is because current sources only produce noise
when they are on. When an ideal loop is locked, the sink and
source current sources in a charge pump are turned oﬀ, re-
sulting in zero net current charge or discharge of the hold-







Figure 2: Loop filter with thermal noise added.
that will turn on the source and sink currents for about
the same amount of time. The closer reality matches the
ideal case, the less noise will be produced. Also, note that
as the oﬀset frequency is decreased, 1/ f noise will become
more important, causing the noise to increase. This noise
can often be the dominant noise source at low-frequency oﬀ-
sets. Charge pump noise can be simulated with proper tools
such as Cadence pss pnoise analysis. The results depend on
the design in question so no simple general analytical for-
mula will be given here, however, an example will be given
later.
3.6. Loop filter noise
Loop filters can be analyzed for noise in the frequency do-
main in a linear manner. The most common loop filter that
will be examined in this paper will now be analyzed. It con-
sists of two capacitors and one resistor. For oﬀchip filters, the
loss experienced by capacitors is negligible. Thus, the loop
filter contains only one noise source, the thermal noise as-
sociated with the resistor R. The loop filter with its associ-
ated noise source can be drawn as shown in Figure 2. Now
the noise voltage develops a current flowing through the se-
ries combination of C1, C2, and R (assuming that the CP and
VCO are both open circuits), which is given by














Thus, this noise current will have a highpass characteristic,
and therefore the loop will not produce any noise at DC and
this noise will increase until the highpass corner is reached,
after which it will be flat. Other filters can be analyzed in a
similar manner.
3.7. Phase noise due to ΣΔ converters
Fractional-N synthesizers often include ΣΔ modulators to
shift the spurious components to a higher-frequency band,
where the loop filter can filter randomized spurs. In a ΣΔ
fractional-N synthesizer, the average loop divisor value cor-
responds to the desired output frequency and the instan-
taneous divisor value is dithered around the correct value by







































































Figure 3: A three-loop MASH 1-1-1 ΣΔmodulator for fractional-N synthesis.
the ΣΔ modulator. The ΣΔ noise shaping can be modeled as
a linear gain stage with an additive quantization noise source,
which is shaped by a highpass transfer function. Hence, the
quantization error component at the synthesizer output is
composed of mostly high-frequency noise that can be fil-
tered by the PLL. A block diagram of a typical ΣΔmodulator
that is widely used in synthesizer applications is shown in
Figure 3 [3]. This three-loop sigma-delta topology is called
a MASH 1-1-1 structure, because it is a cascaded ΣΔ struc-
ture with three first-order loops. Each of the three loops is
identical. The input of the second loop is taken from the
quantized error Eq1 of the first loop, while the input of the
third loop is taken from the quantized error Eq2 of the second
loop. Thus, only the first loop has a constant input, which is
the fractional portion of the desired rational divide number
F(z), that is, the fine tune word. The integer part of the fre-
quency word I(z), the coarse tune word, is added at the
output of the three-loop ΣΔ modulator. Thus, Ndiv(z) =
I(z) + F(z) is the time sequence used to control the integer-
restricted divider ratios. The modulator is clocked at the di-
vider output frequency, reflecting the sampled nature of the
circuit.
The first loop generates the fractional divisor value F(z)
with the byproduct of quantization error Eq1, which is fur-
ther fed to the input of the second loop for further process-
ing. The second loop cancels the previous loop’s quantization
error Eq1 by the additional filter block (1− z−1) in its output
path. The only quantization noise term left after summing
the first and second loop outputs is the quantization error
Eq2, which is second-order noise-shaped. When this noise
term is further fed to the input of the third loop, the loop
generates a negative noise term to cancel the previous loop’s
quantization error Eq2 by the additional filter block (1−z−1)2
in its output path. Summing the outputs of the three loops,
we obtain the modulated divisor value as
N(z) = I(z) +N1(z) +N2(z) +N3(z)
= I(z) + F(z) + (1− z−1)3Eq3(z),
(17)
where I(z) and F(z) are the integer portion and the fractional
portion of the division ratio, respectively. As desired, the
fractional divisor value F(z) is not aﬀected by the modula-
tor, while the quantization error generated in the last loop
Eq3 is noise-shaped by a third-order highpass function of
(1 − z−1)3. The quantization error generated in the first and
second loops are totally canceled, and as a result the total
quantization noise is equal to that of a single loop, although
three loops are used. Therefore, the multiloop sigma-delta
architecture provides high-order noise shaping without ad-
ditional quantization noise.
Discrete fractional spurs are generated by this circuit at
multiples of the reference frequency, but these spurs become
more like random noise after sigma-delta noise shaping. The
single-sideband phase noise of the noise-shaped fractional
spurs can be analyzed as follows. The 1-bit quantization er-
ror power is Δ2/12 where Δ is the quantization step size. For
Δ = 1, which is the case for a truncated binary word, the
quantization error power is 1/12. This error power is spread
over the sampling bandwidth, or equivalently the reference
bandwidth of fr = 1/Ts. Thus, the error power spectral den-
sity (PSD) becomes 1/(12 fr). Considering the noise shap-
ing with an mth-order MASH ΣΔmodulator as expressed in










1− z−1)2m fr , (18)


























Figure 4: A synthesizer showing places where noise is injected.
where the subscriptΩ denotes the frequency fluctuations re-
ferred to the input of the divider. In order to obtain the phase










and its z-domain representation of





where Ts = 1/ fr is the sample period and where multiplica-
tion by z−1 represents a delay of Ts. Rearranging this expres-
sion yields
Φ(z) = 2π ·Ω(z)
fr
(
1− z−1) . (21)
Noting that SΩ(z) is given in terms of power, the double-
sideband phase noise PSD is obtained as
SΦ(z) = SΩ(z) (2π)
2
∣














where the subscript Φ denotes phase fluctuations. Noting
that
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the single-sideband phase noise PSD in the frequency
































4. IN-BAND AND OUT-OF-BAND PHASE NOISE
IN PLL SYNTHESIS
A typical PLL-based synthesizer system level diagram that
will be analyzed in this paper is shown in Figure 4. It con-
sists of a phase-frequency detector, a charge pump, a loop
filter, a VCO, a programmable divider, a reference oscillator
(typically a crystal reference source), and a fractional accu-
mulator with ΣΔ modulation circuit to achieve the fine syn-
thesizer step size without impacting the phase noise perfor-
mance.
The noise transfer functions for the various noise sources
in the loop can be derived using conventional control the-
ory [9, 10]. There are three additive noise transfer functions:
one for the VCO noise, that is, the contributor of the synthe-
sizer out-of-band noise, one for the ΣΔmodulator noise that
could contribute to both in-band and out-of-band noise, and
one for all other noise sources such as the PFD, CP, divider,
and loop filter that are the contributors of the in-band noise.
All in-band noise sources are referred back to the input of
the PLL and shown as ϕnoiseI in Figure 4. The noise from the
VCO is referred to the output and represented by ϕnoiseII in
Figure 4, while the noise from the ΣΔ modulator is shown
as ϕΣΔ. The noise transfer function (NTF) for in-band noise













Rs + IKVCO/2π ·NC1 .
(25)
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As shown, the in-band noise transfer function has a
lowpass characteristic. Note that for low-frequencies inside
the loop bandwidth, the loop will track the input phase in-
cluding the input phase noise. Therefore, this noise will be
transferred to the PLL output. At higher oﬀset frequencies,
this noise is suppressed by the loop’s lowpass filter. Thus, the
noise coming from the PFD, CP, divider, and loop filter con-
tributes to the in-band noise at the PLL output. Also, note
that the division ratio plays a very important role in this
transfer function. Within the loop bandwidth, the in-band
phase noise is magnified N times by the loop. Therefore,
choosing smaller divisor value N will benefit the in-band
noise reduction.
The VCO noise transfer function is slightly diﬀerent. In
this case, setting the input reference and input noise source









Rs + IKVCO/2π ·NC1 .
(26)
As shown, the VCO noise transfer function has a high-
pass characteristic. Thus, at low oﬀsets inside the loop band-
width the VCO noise is suppressed by the feedback loop, yet
outside the loop bandwidth the VCO is essentially free run-
ning without noise attenuation. Thus, the out-of-band PLL
noise approaches the VCO noise.
The noise transfer function of the ΣΔ modulator is very
similar to the in-band noise transfer function except an extra
1/N term in the numerator as the ΣΔ is not input-referred.
Note that due to the highpass nature of the ΣΔNTF, the or-
der of the loop roll-oﬀ is very important. The noise shap-
ing slope of an mth-order MASH ΣΔ modulation is 20(m −
1) dB/decade according to (24), while an nth-order lowpass
loop filter has a roll-oﬀ slope of 20n dB/decade. Therefore,
the order of loop filter must be higher than or equal to the
order of the ΣΔ modulator in order to attenuate the out-of-
band noise due to ΣΔ modulation. Thus, for instance, when
calculating the eﬀect of the ΣΔ modulator on out-of-band
noise on the typical loop, it is necessary to include additional
capacitor C2 in the loop filter as this will provide extra atten-
uation out of band. In this case, the ΣΔ noise transfer func-


















where Cs = C1C2/(C1 + C2).
5. CIRCUIT-LEVEL PHASE NOISE COMPONENTS
The methods for dealing with phase noise will now be con-
sidered with application to an actual synthesizer RFIC design
case. The results of the analysis can then be verified against
measurement data. The synthesizer to be considered was
designed using a 47GHz 0.5 μm BiCMOS process using pri-
marily the CMOS part of the technology. The only exceptions
were some high-speed bipolar CML in the divider and the
output buﬀer circuits. The rest of the synthesizer including
the VCO cores was all CMOS. It was designed for multi-
band WLAN applications, and had a reference frequency of
40MHz, a fairly standard charge pump and PFD configura-
tion with gain Kphase of 750 μA/2π, a multimodulus divider
programmable between 64 and 127, and an LC-based VCO
with a KVCO of approximately 120MHz/V. The synthesizer
was designed to generate carrier frequencies in the range
from 3.2 to 3.3GHz and from 4.1 to 4.3GHz. The MMD
gives a total division ratio of 86–88 and 102–108 under nor-
mal operating conditions and was controlled by a third-order
ΣΔ modulator to provide the needed step size and noise
shaping. The crystal oscillator used as a reference for this de-
sign had a QL of 8 × 104 and a noise floor of −150 dBc/Hz.
The details of the actual circuit implementation will not be
discussed in this paper, but are similar to those given in [11].
The raw VCO phase noise can be either predicted from a
calculation [6] or else simulated with the aid of spectre or
some other simulator. Output current noise from the charge
pump/PFD combination can also be simulated or predicted
from transistor level noise calculations. This simulationmust
be done using driving signals in the locked state to simu-
late accurately the amount of time the CP spends in the on
state. This simulation can be used to predict howmuch noise
current is on average produced by the circuit. Likewise sim-
ulations on the divider can be performed. The crystal oscil-
lator is normally a commercially available part and data on
its phase noise performance is often available from the man-
ufacturer. The ΣΔ phase noise can be estimated from (24).
Note that the maximum fractionality used in this design was
1/32. While this had an impact on the spurs of the system in
diﬀerent channels, the third-order ΣΔ has kept all the spurs
below−50 dBc level such that the fractional spurs did not af-
fect the phase noise of the system. Such simulations and cal-
culations were performed for the sample design. The results
of all raw phase noise due to circuit components are plotted
in Figure 5. All phase noise is referred to the VCO output fre-
quency for easy comparison of the relative importance of the
phase noise sources.
Next the optimal loop bandwidth for best phase noise
performance must be determined. To do this the following
must be implemented.
(1) Plot all phase noise components.
(2) Determine the intercept point of ΣΔ and VCO noise.
(3) Compare it to the intercept between VCO noise and
in-band noise (normally dominated by charge pump
noise).
(4) If the ΣΔ intercepts the VCO noise at a lower fre-
quency than the in-band noise does, a higher-order
ΣΔ is needed to prevent in-band noise degradation.
Then make sure the higher-order ΣΔ noise intercepts
the VCO noise at a higher frequency than the in-band
noise does.




































Figure 5: A plot of all raw phase noise components for the design
referred to the VCO output frequency.
(5) Choose the intercept between the out-of-band noise
(VCO noise) and the in-band noise (CP noise, ref-
erence noise, divider noise, etc.) as the loop optimal
bandwidth.
As an example, consider the plot of Figure 5. First the ΣΔ
modulator used in the design must be considered. Since this
noise increases with oﬀset frequency, the loop bandwidth
must be set low enough to properly attenuate this noise and
prevent it from growing to dominate the phase noise of the
design. Thus the loop bandwidth must be set lower than the
intercept of the VCO noise and the ΣΔ noise (see point No.1
in Figure 5 at 600 kHz oﬀset). For this design at frequencies
between 300Hz and 200 kHz, the in-band noise is dominated
by CP, which is a fairly typical occurrence. This noise must
also be weighed against the VCO noise and the intercept of
these two noise sources (see point No.2 in Figure 5 at 200 kHz
oﬀset). Note that this point is lower than the ΣΔ intercept
with the VCO noise and therefore it is the crucial point in this
case that sets the loop bandwidth. Thus the loop bandwidth
should be set at the point where these two noise sources are
equal. Setting the loop bandwidth wider would result in the
loop phase noise being dominated by the CP when it could
be dominated by the lower VCO noise, and setting the loop
bandwidth lower than this will result in the loop phase noise
being dominated by the VCO, when it could be dominated
by the lower CP/PFD noise. Thus, in this design the opti-
mum loop bandwidth can be determined from the plot as
the cross-over point between these two curves at an oﬀset fre-
quency of 200 kHz. Therefore the best possible out-of-band
phase noise is the raw phase noise of the VCO and the in-
band phase noise will be dominated by the CP above a fre-
quency of 300Hz. Below this frequency the crystal oscilla-
tor noise will dominate the in-band noise (see point No.3 in
Figure 5 at 300Hz oﬀset).
6. COMPLETE PHASE NOISE ANALYSIS AND
COMPARISON WITH MEASUREMENTS
Having determined the optimum loop bandwidth for best
phase noise performance, the overall loop phase noise















































Figure 6: A plot of all phase noise including the eﬀect of the loop.
performance can be predicted with the aid of the theory de-
veloped in Section 4. The loop filter components were cho-
sen as shown in Table 1. A ratio of only 5 : 1 was chosen for
C1 and C2 to help attenuate high-frequency ΣΔ phase noise
and also to provide additional spur rejection. This can cause
slight additional peaking in the phase noise at the loop cor-
ner frequency, but had a negligible impact on the integrated
phase noise. Note that additional poles in the loop filter could
lead to improved out-of-band performance, but since the
loop filter was external in this experiment, this would have
required additional package pins.
The overall phase noise as well as all noise components
are plotted in Figure 6 for a divider ratio of 87. The phase
noise for this design integrated from 100Hz to 10MHz was
predicted to be 0.44◦ rms.
The synthesizer was fabricated and embedded with the
rest of the circuitry that formed the WLAN transceiver. The
back end of the process featured thick aluminum metal-
lization designed to provide high-quality inductors. A die
photo of the synthesizer is shown in Figure 7. This particular
design implemented three VCO cores, however only two
were required to cover all required WLAN frequencies. Each
VCO had a tuning range of approximately 600MHz. The
synthesizer occupies an area of 2.3mm by 1.4mm. The
synthesizer drew a current of 36mA from a 2.75V supply.
The measured and simulated phase noise is compared
in Figure 8 for a division ratio of 87 and in Figure 9 for
a division ratio of 105. The comparison demonstrates that
the overall PLL noise performance is predicted very closely
by simulation and calculation. Thus, the proposed ana-
lytic model provides a rigorous model for analyzing PLL
































Figure 8: Comparison of measured and simulated phase noise for
the 3.2-3.3GHz band. The square dots are the simulated data.
synthesizer phase noise performance. The model can serve
as a design guide for synthesizer designers to optimize their
circuits and meet their design goals prior to the expensive
fabrication. The measured integrated phase noise of the
WLAN synthesizer was 0.5◦ rms for the lower band and
0.535◦ rms for the upper band and that is close to the
predicted phase noise. These results are summarized in
Table 2.
Owing to the accuracy of the proposed phase noise
model, we were able to optimize the synthesizer circuits for
improved noise performance prior to fabrication. The overall
measured and simulated phase noise performance of the
synthesizer RFIC is summarized in Table 3. Note that in this
work the synthesizer was integrated with a superheterodyne
front-end with an IF of approximately 1GHz, and thus the
LO frequencies are oﬀset from the WLAN frequency bands.
Translating the frequency of the LO up or down will im-
prove or degrade the phase noise by the ratio the center fre-
quency is scaled. The achieved phase noise is also compared
to the most recently published WLAN synthesizer designs in
Table 4. As shown, this design achieved one of the best phase
noise performances for integrated WLAN transceiver RFICs.




























Figure 9: Comparison of measured and simulated phase noise for
the 4.1–4.3GHz band. The square dots are the simulated data.
Table 2: Comparison of measured and simulated phase noise.
Frequency band Simulated phase noise Measured phase noise
3.2-3.3GHz 0.44◦ rms 0.50◦ rms
4.1-4.3GHz 0.50◦ rms 0.535◦ rms
Table 3: Summary of synthesizer performance.
Parameter Performance
Technology 0.5μm BiCMOS
VCO phase noise −120 dBc/Hz @ 1MHz
In-band phase noise −100 dBc/Hz @ 10 kHz
Loop corner frequency 200 kHz
Reference frequency 40MHz
Number of accumulator/MMD bits 6
Order of ΔΣ accumulator 3rd
Synthesizer step size 468.75 kHz
Spurious < −50 dBc
Power supply 2.75 V
Current consumption 36mA
Synthesizer die area 3.22mm2
transceiver system and not simply of the synthesizers them-
selves.
7. CONCLUSIONS
In this paper, a rigorous analytical model for determin-
ing the phase noise performance of PLL-based fractional-N
ΣΔ synthesizers has been presented. Noise due to voltage-
controlled oscillators, charge pumps, crystal oscillators,
phase-frequency detectors, charge pumps, loop filters, and
ΣΔmodulator has been analyzed. Analyzing an example syn-
thesizer RFIC designed for multiband MIMO WLAN ap-
plications has validated the theory. The analytical model
achieved good agreements with measured synthesizer phase
noise performance. The predicted phase noise of 0.44◦ rms
and 0.50◦ rms at 3GHz and 4GHz bands, respectively,
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Phase noise Phase noise Integrated phase noise
(GHz) dBc/Hz @1MHz dBc/Hz @10 kHz of the system
[12] 2.4, 5.1–5.8 0.25 μm CMOS −115 −105 0.7
◦ rms, 5.3 GHz
1 kHz–10MHz
[13] 5.1–5.8 0.18 μm CMOS −115 −92 0.8
◦ rms
1 kHz–10MHz
[14] 5.1–5.3 0.18 μm CMOS −110 −92 1.5 ∼ 2
◦ rms
10 kHz–10MHz
This work 2.4, 5.1–5.3 0.5 μm BiCMOS −120 −98
0.4◦ rms, 2.4 GHz
0.7◦ rms, 5.3 GHz
100Hz–10MHz
agreed closely with the measured results of 0.5◦ rms and
0.535◦ rms.
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